verilator

verilator

Compiling Verilog HDL simulator

Verilator compiles synthesizable Verilog (not test-bench code), plus some PSL, SystemVerilog and Synthesis assertions into an optimized model which is in turn wrapped inside a C++/SystemC module for faster execution.

Tidak ada paket resmi yang tersedia untuk openSUSE Leap 16.0

Distribusi

openSUSE Tumbleweed

rilis resmi Resmi
5.038
Expert Download

electronics Eksperimental
5.038
1 Click Install Expert Download
hardware:FPGA Eksperimental
4.106.1606957763.b350...
1 Click Install Expert Download

openSUSE Leap 16.0

openSUSE Leap 15.6

electronics Eksperimental
4.228
1 Click Install Expert Download
hardware:FPGA Eksperimental
4.106.1606957763.b350...
1 Click Install Expert Download

openSUSE Leap 15.5

electronics Eksperimental
4.228
1 Click Install Expert Download
hardware:FPGA Eksperimental
4.106.1606957763.b350...
1 Click Install Expert Download

SLFO 1.2

SUSE SLE-15-SP1

Raspbian 11

Raspbian 10

Debian 11

Debian 10

RedHat RHEL-7

CentOS CentOS-8

CentOS CentOS-7

Ubuntu 22.04

Ubuntu 20.04

Distribusi yang tak didukung

Distribusi berikut ini tidak didukung secara resmi. Gunakan paket ini dengan risiko Anda sendiri.